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ABSTRACT
This report covers the time period from May 1976 to December 1979 and en-P	 P	 Y
compasses the three phases of accelerated testing: Phase T, the 250'C testing;
Phase II, the 200'C testing; and Phase ITT. the 125'C testing. The duration of
the test in Phase I and Phase II was sufficient to take the devices into the
wear-out region. The wear-out distributions were used to estimate the acti-
vation energy between the 250°C and the 200'C test temperatures. The duration
of the 125'C test, 20 9 000 hours, was not sufficient to bring the test devices
into the wear-out :region; consequently the third data point at 125'C for
determining the consistency of activation energy could not be obtained. It
was estimated that, for the most complex of the three device typesp the acti-
vation energy between 200% and 125 *C should be at least as high as that
between 250°C and 200°C. The practicality of the use of high temperature
for the accelerated life tests from the point of view of durability of equip-
ment has been assessed. Guidelines for the development of accelerated life-
test conditions have been proposed.
The use of the silicon nitride (Si 3N4) overcoat to improve the high-
temperature accelerated life-test characteristics of CMOS microcircuits had
been explored in Phase IV of this study. The Phase IV report is attached as
an appendix to this report.
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S7?,CTION I
INTRODUCTION
The need for a practical short-term test programp the results of which
can be meaningfully interpreted to predict the long-term reliability of CMOS
microcircuits, has been recognized. Many months if not years are required to
run a life test under conditions reflecting actual applications and require-
ments of Claw A devices. The impracticality of such a test led to the
reliance by the industry on long-term reliability predictions based on Inter-
polations of results gathered from accelerated life tests. It is essential
to run long (thousands of hours) 125°C life tests to confirm experimentally
the validity of SLzh interpolations for CMOS devices. There is a definite
possibility that accelerated tests cause the temperature thresholds of a
device to be exceededo thus triggering failure mechanisms unrelated to a
device l s operation within its specified ratings. The somewhat arbitrary limits
established for the use of accelerated life test6 must be either experimentally
confirmed or revised in accordance with experimental data. The varying com-
plexity of present day CMDS devices should be recognized as a factor in
reliability predictions.
eSECTION It
OBJECTIVE
The purpose of this program is to determine the consistency of the CMOS
microcircuit activation energy in the range of 125% to 200'C and 200'C to
250°C. Also, this program will determine the relationship of accelerated
life-test failures to rated temperature operation and provide a basis for
recommendations for accelerated life tests within the scope of the M38510
specifications.
Theassesramro	 encompas es three phases. Phase I is the 250 'C acceleratedP 8	 ^P	 P
life test, Phase II is the 200 ' C accelerated life test, and Phase III is the
125'C accelerated life test. In Phases I and II, the objective is to conduct
a life test of sufficient duration to generate a minimu;n of 50 percent cumu-
lative failures. In Phase III, the life test is conducted for 20 , 000 hours.
The collected data is used a) to provide a basis for recommendations of
conditions and limits to be used as part of a microcircuit qualification pro-
cedure, b) to determine whether any thresholds that could trigger failure
mechanisms unique to that temperature are exceeded during the high-temperature
testing, c) to assess the usefulness of the 250% accelerated test as a pre-
dictor of long-term reliability.
I
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SECTION III
DEVICE SELECTION
The choice of microcircuit devices for this program was made accorling
to the following criteria:
1. Iiigh-reliability Class A devices.
2. Varying degree of complexity representing the product line.
3. Availability.
The following microcircuit types were chosen for this program:
MIL DESIGNATIONS
	
GENERIC NAMES	 FUNCTION
ri3$510105001ADX	 CD4011A	 Two-input quadruple Ionic
NAND gate
1138510/05101ADX
	 CD4013A	 "D"-type flip-flop
M38510/05605ADX
	
CD4024A	 Seven-stage binary counter.
The devices are in flat packs with weldable leads. Solder-dipped leads
could not be used at temperatures above the solder melting point. These
devices were tested to the individual M38510/50 specifications. Table III
of these specifications is attached to this report as Table I (CD4011A),
Table II (CD4013A), and Table III (CD4024A). The table specifies the test
conditions and limits of the electrical parameters for the group A testing
for individual microcircuits. Subgroups 1 0 2,3,7, and 8 were performed at
each measurement point throughout the test program and are the basis for the
subsequent data analysis. The CD4011A was tested for functionality under
conditions similar to those specified in subgroups 7 and 8 for the other two
types.
,Further detailed descriptions of these microcircuits are given in
Figs. l through 7. The figures include photographs of chips with dimensions
shown, magnified photographs with detail visibility, logic diagrams, and
circuit diagrams to provide a basis for comparison of the chip sizes and the
complexities of the microcircuits involved. Table xV summarizes some of the
complexity factors for each microcircuit type.
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C04011AH	 92CS-27078
A
CD4013AH	 92CS-22060
A
0 C
i
A* B• C O CHIP THICKNESS
TYPE -Mils Millimeters Mils Millimeters owls Millimeters Mils Millimeters Mils Millimeters
CD401 1 AH 50-58 1 270 - 1.473 53 - 61 1 347 - 1 549 4 - 10 0.102 - 0.254 3.3 - 4 3 0 084	 0 109 5	 9 0 127 -- 0.228
CD4U12A11 50- 58
79 - 87
1
1 270 - 1 473 53 - 61 1.347 •- 1 549 t
CD401 3AH 41 -49 1 042 - 1.244 70 - 78 1.778	 1 981 I I I I
,CD4014AH 2.007 - 2.209 , 81 - 89 2058	 2.260 4 - 10 0.102	 0 254 3.3	 4 3 0.084 - 0.109 5	 9 , 0 171	 0 22H
CD4024AH	 92CS-22090
A * B^ C D CHIP THICKNESS
TYPE MJs Millimeters Mils Millimeters Mils Millimeters Mils Millimeters HMIs Millimeters
CD4023AH 53 - 61 1.347 -	 1.549 53-61 1 .347 - 1.549 4 - 10 0.102 - 0 254 3 3	 4 3 0 084	 109 5 - 9 0.127 - 0.288
CD4024AH 73 - 81 1.855 - 2 057 82-90 2083- 2.286
I
O
CD4025AH 49 - 57 1.245 - 1.447 51 - 59 1.297 - 1 498 •I
CD4026AH 89	 97 2.261 - 2.463 89- 97 2.261 - 2 463 4 - 10 0.102 - 0.254 3.3 -	 4.3 0.084 - 0 109 5	 9 0.127 - 0.228
	
• The photographs and dimensions of each COS MOS chip represent a 	 cleavage angles are 57 0 nsread of 900 with respect to the face o r the
1	 when of is parr of the wafer When the wafer is cut into chips, the	 chip Therefore, the isolated chip is acruallir 7 mds (0 17 mm) larger
in both the A and B dimensions
Fig 1 - Dimensions of microcircuit chils.
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r ib. _S - CU4013A microcircuit
16
Fig. 4 — CD6024A microcircuit.
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Fig. 5 - Logic and schematic diagram s for the CD4011A.
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Fig. 7 - Functional and logic diagrams for the CD4024A. (Page 1 of 2 pages.)
Input Pulse Shaper and one of seven binary stages are shown.
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ITable IV - Microcircuit Complexity Factors
No. of	 Active	 Number of
	
Number of
Tyre	 Si Area	 Elements	 I.. nputs	 Outputs
CD4011A
	 1.9 mm2
	
13
	
8
	
4
CD4013A
	
2.1 mn2
	
64
	
8
	
4
CD4024A	 4.2 um 
	
134
	
2
	
7
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SECTION IV
TEST VOLTAGE AND BIAS
The choice of bias was dictated by the desire to further accelerate the
life testing process by stressing the n-channel transistor to possibly
x
the worst-case condition. The available evidence suggests that the n-channel
transistor in CMOS microcircuits is the weak link when biased to the off
condition (gate is low with respect to drain). The drain -to-source and
drain-to-gate potentials set up under this bias accelerate movement of the
positively charged (usually sodium) particles. These particles are thought
to accumulate in the oxide, thereby neutralizing the effect of the negatively
biased gate and setting up a mechanism for potential leakage. The biases
used are shown in the pin connection diagrams of Fig. 8o The operating
voltage was chosen as 12.5 volts do to conform to the MIL-M-38510 detail
specifications.
I
i i^
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C04024A
CD4013A
BOO	 STEP 1
STEP 2
C04011A
i	 14
2	 13
3	 12
4	 II
S	 10
4	 9
VSS	 7	 8
92CS-26638
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ASS
1	 - 14
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Vss
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Fig. 8 - Bias connection diagrams.
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SECTION V
THE TEST
The test matrix was deve.Loped and is shown in Fig. 9. Devices were
selected from three lots in each type to represent broad process variations.
1
The program encompasses three life-test temperatures. Each lot is represented
by twenty test devices in each life test for a total of sixty test devices
of each type. Each test sample of twenty test devices included, in addition,
five control devices which were monitored at each measurement point together
with the test devices, but were not life-tested.
Prior to the beginning of the contract, trial runs were started. Datas	 g
from those runs prompted the introduction of more measurement points for the
250°C as well as the 200% life test. The testing at each measurement
point was broadened to include 125°C, and -55°C measurements.
As the final results of the 250°C test became available and the first
results of the 200°C tests started to come in, a desirability to evaluate
the impact of the manufacturing environment upon the test results was
recognized. In order to accomplish this, the high temperature burn-in ovens
were transferred from Findlay, Ohio plant to Somerville, N.J. upon the cvm-
pletion of the 200°C test. 'There were devices left over from some of the lots
made for this program. These devices were used to rut, repeat tests. Two device
types: CD4011A and CD4013A were tested at 250°C and 200°C. The task was
accomplished by the engineering personnel, and the measurements at down
periods were done utilizing Somerville's facilities. These tests were
completed at no additional cost to the government.
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CD4011A
M36510/05001 ADX
3 lots of 60 each
180 total
1
2500E Operating Bias
Life Test
20 Units/Type/Lot
Electrical Measurements
0 hrs; subgroups 1,2,3,7,8
1b hrs; subgroups
32 hrs; subgroups
64 hrs; subgroups
120 hrs; subgroups
250 hrs; subgroups
300 hrs; subgroups
MIL-M-39510150 Series
Class A Devices
2000 Operating Bias
Life Test
20 Units/Type/Lot
Electrical Measurements
0 hrs; subgroups 1,2,3,7,8
64 hrs; subgroups
120 hrs; subgroups
250 hrs; subgroups
500 hrs; subgroups
1000 hrs; subgroups
2000 h►s; subgroups
1250C Operating Bias
Life Test
20 Units/Type/Lot
Electrical Measurements
0 hrs; subgroups 1,2,3,7,8
250 hrs; subgroups
1000 hrs; subgroups
5000 hrs; subgroups
10000 hrs; subgroups
20000 hrs; subgroups
CD4013A
M38510/05101 ADX
3 lots of 80 each
180 total
If CD4024A
M38510/05605ADX
3 lots of 80 each
180 total
Data Summary
and
Analysis
Fig. 9 - Test Matrix.
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SECTION VI
DISCUSSION OF TEST RESULTS
Summary of Failure Attributes
The summaries of the failure attributes and cumulative percentage of
failures are presented in Tables V-XVII. The results of the 250°C and the
200°C repeat tests are shown in Tables XI-XIV. The sample size does not
always remain twenty devices because those devices that were lost due to
malfunctioning of the automated test equipment and those which were continuity
rejects because of poor socket connections were removed from the count. The
data from these tables were then plotted on log normal graph paper to present
the cumulative percent of failures versus the test time. Each graph contains
the resultant curves from the basic tests at the three test temperatures
for each of the three device types, Figs. 10 through 12. The repeat test
plots superposed over the basic test plots are shown for the CD4011A and
the CD4013A at the 200°C and 250% test temperatures to demonstrate the
degree of repeatability of results for the tests conducted under different
environments, Figs. 13 and 14. The curves for the CD4013A and the CD4O24A
at 250°C test temperatures, Figs. 11 and 12, are continued with dashed lines
at the points where the tests have been terminated on one of the three test
lots having accumulated at least 50 percent cumulative failures.
The cumulative-failures distributions, as they appear in the graphs of
Figs. 10 through 14, strongly suggest that at each test temperature the
visible distributions represent portions of the familiar "S" shaped curve
which is characteristic of the three regions in the life span of a microcircuit*.
* "Evaluation of Microcircuit Accelerated Test Techniques," Final Technical
Report RADC-TR-76-218 for Rome Air Development Center, Griffiss AFB, N.Y.,
13441
i
i
28
TABLE V - Summary of Cumulative Failures for Device Tempe CD4011A
2500C Test
Hours
Lot No.
16 32 64 120
5361740 0/19 0/19 0/17 16/17
6153050 1/20 6/20 8/20 16/20
6153060 2/20 2/19 7/19 18/19
3-Lot Total, 4/59 8/59 15/56 50/56
3-Lot % Failure 7 14 21 89
TABLE VI - Sumary of Cumulative Failures for Device Type CD4013A
250°C Test
Hours
Lot No.
16 32 64
6153080 5/20 7/20 15/15
6123240 2/20 2/20
5393020 1/20 4/20
3-Lot Total 8/59 '15/15
3-Lot % Failure 14
1"13/60
36 100
TABLE VII - Summary of Cumulative Failures for Device Type CDAQ24A
250°C Test
Hours
Lot No.
16 32 64
6201050 2/20 13/19
6202230 7/19 10/18 18/18
6201060 3/20 15/20
3-Lot Total 12/59 38/57 18/18
3-Lot of Failure 20 66 100
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TABLE VIII - Summary of Cumulative Failures for Device Type CD4011A
2000C Test
Hours
Lot No, 64 120 250 500 750 1500 2000
5361740 0/20 0/20 0/20 0/20 0/20 6/16 11/18
6153050 1/19 1/19 1/19 1/19 1/19 4/19 14/17
6153060 1/19 1/18 1/18 1/18 1/18 6/18 6/18
3-Lot	 Total 2/58 2/57 2/57 2/57 2/57 16/55 31/53
3-Lot	 % Failure 3.4 3.5 3.5 3.5 3.5 29 58
TABLE IX - Summary of Cumulative Failures for Device Type CD4013A
2000C Test
Hours
Lot No. 64 120 250 500 1000
6153080 0/19 1/17 1/16 3/16 16/16
6123240 0/20 0/18 0/18 0/19 17/19
2-Lot	 Total 0/39 1/35 1/35 3/35 33/35
2-Lot % Failure 0 2.8 2.8 8.5 94
TABLE X - Summary of Cumulative Failures for Device Type CD4024A
2000C Test
Hours
Lot No. 64 120 250 500
6201050 0/20 2/20 11/19 17/19
6202230 0120 1/20 7/20 17/19
6201060 0/20 0/20 7/20 20/20
3-Lot	 Total. 0/60 3/60 25/59 54/58
3-Lot % Failure 0 5 42 93
30
,Ho.ure .
Lot No 8 16
-
32 48 64
6153080	 2-Lot 2/38 3/38 5/38 8/38 24/386123240	 Total
2-Lot % Failure 5.3 7.9 13 21 63
1
1
31
TABLE XI - Summary of Cumulative Failures for Device Type CD4011A
25000 Repeat Test
Koure
Lot No.
16 32 64 96 128 160 
5361740 3-Lot6153050
	
Total 1/38 1/38 3/38 3/38 15/3S 31/386153060
3-Lot	 % Failure 2.6 2.6 7.9 7.9 39.5 82
TABLE XII - Summary of Cumulative Failures for Device Type CD4013A
2500C Repeat Test
r	 s
TABLE XIII - Summary of Cumulative Failures for Device Typ e CD401
200% Repeat Test
Hours
Lot No.
64 128 250 500 1000 1500 2000 2500
5361740	 3-Lot6153050	 To to l 0/3 3/38 4/38 4/38 6/38 7/38 11/38 30/386153060
3-Lot	 2 Failure 0 8 11 11 16 18 29 79
TABLE XIV - Summary of Cumulative Failures for Device Type CD4013A
200% Repeat Test
Hour8__	 _
Lot No.
64
1
128 250 500 1000 11500 2000
6123240 2/38 2/38 2/38 3/38 9/38 19/38 37/38
% Failure 5 5 5 8 23 50 97
32
TABLE XV - Summary of Cuuulative.Failures for Device Type CD4011A
125% Test
Hours
^t No 
168 500 1000 2500 5000 10 0 000 15 0 000 200000
5361740 0/19 4119 0118 0/18 0/18 0/18 0/18 0/18
6153050 0/20 0/20 0/18 0/18 0/18 0/17 0/15 0/15
6153060 0/20 0120 0/20 0/20 1/18 1/18 1/18 1/18
3-Lot Total 0/59 0/59 0/56 0/56 1/54 1/53 1/51 1/51
3-Lot % Failure 0 0 0 0 1.8 1.9 2.0 2.0
TABLE XVI - Summary of Cumulative Failures for Device Type CD4013A
125°C Test
Hours
Lot No.
168 500 1000 2500 5000 10.000 l5,000 200000
6153080 0/20 0/20 0/20 0/20 0/20 0/20 - 0/20
6123240 0/20 0/20 0/20 0/20 0/20 0/20 - 0/20
5393020 0120 0/20 0/20 1/20 4/20 4/20 - 4/20
3-Lot Total 0/60 0/60 0/60 1/60 4/60 4/60 - 4/60
3-Lot % Failure 0 0 0 1.7 6.7 6.7 - 6.7
TABLE XVII - Summary of Cumulative Failures for Device Tyne CD4024A
125 O Test
Hours
Lot No.
168 500 1000 2500 5000 10,000 15,000 20,000
6202230 0120 0/20 0120 2/20 - 2/20 2/20 3/20
6201050 0/20 0/20 2/20 3/20 - 4/20 4/20 4/20
6201060 0120 0120 0/20 0/20 - 1/20 2/20 2/20
3-Lot Total 0/60 0160 2/60 5160 - 7/60 8/60 9/60
3-Lot % Failure 3.3 8.3 11.7 13.3 15
33
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1
The lower tail regions which represent the early failures (infant mortality)
distributions are largely taken out by the standard 125% bum-ins to which
all test devices had been subjected prior to the accelerated aife tests ' The
useful life regions are the regions with constant or decreasing failure rates.
These regions are clearly evidenced at 200% and 125% test temperatures.
The third region shown in the S curve is the wear-out region; this region
is represented by the main distribution. The presence of this region is
Sj
apparent in the 250% and the 200% test temperature curves. The charac-
x
teristic feature of this wear-out region is increasing failure rate. The
wear-out region has not been reached by the tests conducted at 125%.
The 250% test curves, with a possible exception of the CD40llA, exhibit
a compression of the useful life region to such an extent that it becomes
indistinguishable from the wear-out region for all practical purposes.
Moreover, the available data suggest that the onset of wear-out could have
occurred quite early in the test, and that it might have been caused by the
exceeding of a yet unknown threshold peculiar to that temperature. Because
of these factors it is impossible to estimate the effect of the 125 'C burn-ins
on the results of accelerated testing at 250%.
i
The transition from the useful life region to the wear-out region is most
clearly defined by the 200% test curves for the CD4011A and the CD4013A.
The onset of the wear-out region is identified by the knee in the curve where
the failure rate begins to increase. The location of this knee is at about
1000 hours for the CD4011A, about 400 hours for the CD4013A, and could
be estimated to be at about 100 hours for the CD4024A. The repeat tests
(Figs. 13 and 14) conducted at two test temperatures, i.e., 250% and
200°C, with the CD4011A and the CD4013A, have confirmed a) the existence of
fairly well defined regions in the life of the tested microcircuits, i.e.,
the useful life region and the wear-out region, and b) the location of the
knee in the "S" curve, the transition from one region into the other, which
is characterized by the changing failure rate from constant to increasing.
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It should be noted that the main distribution at both 250% repeat tests
occurs noticeably later than those of the first test. The reason for this was
found to be the life-test voltage: 10 volts during the repeat test instead of
12.5 volts due to an inadvertant error in setting up the test in a different
location and by different personnel. This error does not, however, diminish
the validity of the confirmation of the existence of the main distributions
with increasing failure rate.
At the test temperature of 125 °C, none of the three tested device types
has reached the wear-out region at the last down time of 20,000 hours. It
should be noted that two of the three tested lots of the CD401111 as well as
two of the three CD4013A lots have had zero cumulative failures at the 20,000-
hour down time. With the available data, the existence of the wear-out
regions at 125°C can only be surmised.
The importance of identifying the three regions in the life span of a
microcircuit lies in the following. The wear-out region is useful in
determining the activation energy between various test temperatures, which
in turn provides a tool for projecting life at application temperature based
on the results of accelerated life-test. The location of this region allows
one to locate the "knee", the point of the changing failure rate and the end
of the useful life of the device. It is suggested that it is Important to
locate the "knee" in time as well as to determine the percent cumulative
failure at this point. The determination of the MTTF, for example, should
be done using test results obtained from distributions with sigma common to
the use temperature and the accelerated test temperature. The knowledge
of the early failure region is helpful in assessing the effectiveness of
burn-in schedules.
IActivation Energy
The activation energy between 200% and 250% was estimated on the
basis of main distributions (wear-out region); it was found to vary from
40
type to type: 1.35 eV for CD4011A, 1.25 eV for CD4013A, and 1.0 eV for
CD4024A. A more accurate determination of the activation energy and /or
verification of the observed type-to-type variations would require a third
data point. The wear-out region for the test temperature of 125'C was not
reached at 20 0 000 hours, consequently the third data point was not obtained.
The method of graphical estimation of activation energies for each device type
is shown in Fig. 15. The times at which 50-percent cumulative failure is
reached during tests made on each device type at 200 and 250'C are plotted on
the graph of Fig. 15 as a function of temperature, and the resulting points
joined by a straight line. ,Another line with the same slope and passing
through the estimation point will intersect the activation energy scale at
the value of the activation energy for that device type.
The Effect of Temperature and The Burn-Ins
Prior to the accelerated life tests, all devices were burned-An at 125%
with the standard burn-in schedule for class A CMOS microcircuits; two 24-hour
bias burn-ins and one 240-hour dynamic burn -in.
 It is evident from the 200%
and the 125°C test curves that there were more failures; during the early stages
of these tests than would be Compatible with the constant failure-rate line
through the knee, thus indicating decreasing failure rates. These early
failures must come from the tail end of the "infant mortality" or "freak"
distributions extending into the useful lift region. The implications of this
finding are that a) the 125°C, 1000-hour lift tests presently in use are
likely to detect failures which are part of the "infant mortality" distri-
bution when used for ;lot acceptance, b) the CMOS microcircuits may be inher-
ently more reliable than the results of the 125°C, 1000-hour life tests tend
to indicate, and c) better reliability may be realized through improving the
burn-ins so that more of the remaining "infant mortality" distribution is
x
removed from the population. It seems impractical, however, to simply extend
the duration of the 125% burn-ins currently in use. Further acceleration
of burn-ins by using higher temperature and/or voltage would be suggested
for consideration in the development of such burn-ins.
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IDevice Complexity
The test results indicate that the "longevity" of a device depends upon
the complexity of a device when criticized to MIL
-M-38510 electrical end
points. The longevity is defined here as the 50-percent failure point, and
is located in the wear-out distribution. Of all the factors listed in Table
IV, the number of active devices on a chip moat closely correlates to the
longevity of a microcircuit. Table XVIII summarizes this observation for the
250°C test cell and for the 200*0 cell, two temperatures for which 50 percent
failure points were reached. This illustration presents a sufficient case
against making generalizations when devising acceptance criteria for life
test, that is, generalizations based on one technology and applied to
another or based on test results of one device type and applied to all
device types within the same technology.
s
Cost Considerations
z
In the production environment, efficiency and trouble-free operations
are extremely important. This study uncovered two problem areas which were
the consequence of the high-temperature material used for sockets on the life-
test panels and for the device carriers. The material, aromatic copolyester,
is extremely brittle. Constant breakage of the life-test sockets necessitated
costly repairs and resulted in delays that upset test schedules. Breakage
of the very fragile clips that hold devices in carriers resulted in delays
in testing as well as in the automated measurements. It was also found that
the carriers warp under exposure to 250 °C^ A warped carrier creates pin-
contact problems in test sockets of the automated measuring . equipment, and
good devices can be rejected as continuity failures. These rejects must be
f	 verified by other means of testing, with a resultant loss o time. All these
factors contributed significantly to the cost of running the accelerated test.
An assessment of the relative cost of running accelerated life tests was made
and is presented in Table XIX. All costs are normalized to 125% for easy
comparison.
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TABLE - XVIII - Time to 50% Cumulative Failure
Point Versus Complexity of Device
i
F tie
6
CD4011A
13 Active
Test Temperature	 Elements
250°C	 80 hrs.
200°C	 1800 hrs
CD4013A	 CD4024A
64 Active	 134 Active
Elements	 Elements
	33 hr 	 25 hrs
	
650 hrs	 250 hra
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TABLE XIX
RELATIVE COSTS
Hith Temperature Facilities
Factors _ amperatum o125 C	 201, 0 C 250 C
Oven Cost 1	 1 1.25
Socket Cost 1	 2 7.5
Socket Life 1	 1 2.5
Oven Life 1	 2 2
Maintenance 1	 1.25 1.5
Total
	
1	 5	 70
i +
1
1
i
1
i
l
i
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SECTION VII
FAILURE ANALYSIS
CD4011A - The most prevalent type of failure is the loaded output voltage,
followed closely by the input leakage. These two most common types of
failure, depending upon the severity (amount of deviation from the norm), may
result in an eventual functional failure.
CD4013A - The most prevalent types of failure are the total leakage (Iss)
and the input leakage. Again, depending upon the severity of the leakage,
it may eventually result in a functional failure. The ten Iss tests speci-
fied by the MIL-M-38510 detail specification representing different states of
the flip-flop co not appear as failures with the same frequency. States
which have clock input "high" exhibit more frequent Iss failures than do
other states. The "D" input tends to have more frequent input leakage failures
than other inputs.
CD4024A - The most prevalent type of failure is the total leakage (Iss). All
nine Iss tests except one show equal frequency of occurrence. The ninth test
(input and reset are high) exhibits considerable lower frequency of
occurrence.
Tables XX, XXI, and XXII give for the 250°C test cell the means, the
standard deviation, and the high value at each measurement point on the per
lot basis for the surviving devices at two measurement temperatures, 25°C
and 125°C. rigs. 16, 17, and 18 represent plots of mean averaged over three
lots for each type and at two temperatures. The surviving units are defined
e	 as those for which the readings did not reach the clamped values. Clamped
values are the upper limits of the instrument range to which the automated
F	
measurement system is set.
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ALE XX -- IS& Trend with Time for the M30510/05001ACX (CD4011A)
Time 0 "ff. 16 Mrs, 32 Mrs. 64 Mrs, 120 Mrs,
Tnt#
Lot #	 Unit
50 51 52 50 51 52 50 51 52	 50 51 52 50 51 52
nA nA nA nA nA nA nA nA nA	 nA nA nA nA nA nA
Mean 0,17 0.16 0,44 0.75 1.1 2.7 0,83 1,07 1.39	 1 1,04 1.27 0.68 108 0.37
5361740	 D.
H, V.
0.27 0.36 0,59 0.25 0.76 0,19 0.1 0.1 0,17	 0.20 0,09 0,33 0.3 30.8 0.32
0.7 1 1.3 1.1 1.1 3 1,2 1.2 1,6	 1.4 1,3 1.5 159.8 106. 1.2
E
R
Mean
615305	 S.D.
H.V.
0,65 1.01 1.37 2 1.32 3.4 3.73 3.22 5.55	 3.55 3.48 5.21 2.2 1.76 0,70
0.4 0.1 0.16 2.2 0.44 0.56 6.31 1.28 7.87
	 2.3 0,91 3.8 2.89 1.19 0.14
1.2 1.2 1.7 3.1 3.1 5.6 30,4 8.2 38	 11.8 6.3 19.7 10,8 3 0,9
o
`^
Mean
61530	 S.D.
-H, V7
0,07
0.09
0,88
0.1
1.13
0.12
0.9
1.2
1,55	 1.1.4
1.1
3.4
2.3
0.67
0,35
1.2
0,32 0.34	 0,78
1,93
0,54
2.23
0,75
0,2 1 1.4 5,7 5.5 12,5 1,2 2 2.5	 3.5 3.1	 1 4.7
Unit
Mean
53617,#0	 S.D.
H.V.
pA pA pA pA pA pA pA pA pA	 pA pA pA pA pA pA
100.2 67 74 126.7 100.3 72.1 131,7 96.9 73.4	 134.6 89.8 72,8 301. 457,5 115,
19.6 39.7 16 26.4 19 14,6 28.4 20 15	 33.4 23.5 15.6 361.1 415.1 24.4
136 109 98 172 132 97 188 137 103	 193 133 104 1393 751 158
Mean 143.7 64,i 126.2 175,1103.8 130 180.1 97.1 125,2 196.1 89,1 230,8 259 1395.2 103,6
6153050 S.D.
H.V.
53.3 36.6 31 47.7 26.2 36.5 53 17,6 39.7	 60.4 22,8 1295.2 137.1 509.2 30,8
222 103 197 265 124 197 284 125 200	 292 117 1086 499 227 176
0 Mean6153060 S.D,
H.V.
63 79,6 51.3 76,7 79.3 48,5 77,1 78.6 49	 45 42,8 27.7
26 26,4 18,5 28 25,1 19,8 1 30.1 25.7 19,221	 21 18.2 153
138 140 91 134 136 84
	 1 132 136 WrT-86-1 80 55
S.D. - Standard deviation
H.V, - High value
Low values were zero
..
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TABLE XXI - I SS Trotnd with Tim for the M3S510/05101ADX (CD4013A)
Time 0 Mrs. 16 Mrs. 32 Mrs. 64 Mrs. 120 Mrs.
Lot #
Tat #
Unit
50 55 60 50 55 60 50 55 60 50 55 60
nA nA nA nA nA nA nA nA nA nA nA nA
5393020
Mean 0.0 0,0 0.0 1.1 0.8 1.4 0.0 0.0 0.5S.D. 010 0.0 0.0 4.6 0.8 1,0 010 0.0 1.0
N.V. 0.0 0,0 0.0 20,0 3.0 3.0 0.0 0.0 3.0
6123240
Mean 0.0 0,0 0.0 0.0 10.5 1.2 010 0,0 011
.D. 0.0 1	 0.0 0.0 0.0 0.8 1.1 0.0 0.0 0.2
H,V, 0.0 1	 0.0 0.0 0.0 3.0 3.0 0,0 0.0 1.0U
6153080
Mean 0.0 0,0 0.0 0.8 1.6 2.0 41.0 87.0 95.0 31.0 3.1 .8 3.9.8S.D. 0.0 0.0 0.0 2.4 2.6 2.6 -146A 360 390.0 89,0 1,1 .7 1.3.7H,V. 0.0 0,0 0.0 7,0 11.0 11,0 570.0 1500 1600 330 4.4 .7 5.0.7
E 5393020
Unit I pA pA pA pA pA pA pA pA pA pA pA pA
Mean 0.093 0.07 0,092 0.27 0.12 0.19 0.67 2.5 2.4S.D. 0,013 0.015 0,013 0,65 0.11 0.013 2.5 3.5 2.8H.V. 0,12 0.12 0.12 3.0 0.13 0,14 11,0 13.0 8,2
6123240
Mean 0.11 0.12 0,12 0.28 0.19 0,21 0.08 11,0 0.13S.D. 0.01 0,009 0.01 10.75 0,36 0.46 0,02 0.08 0.1H,V, 0.13 0,13 0.13 0.42 0,52
r 6153080
Mean 0.072 0,074WO.0942,20,64 0.84 0,5 0.53 0.58 0,28 0.35S,D. 0.009 0,007 1,4 2.4 1.1 1.2 0,61 0.41 0,5H.V. 0,09 0.09 5.4 9.1 3.5 3.8 1 1.6 1,1 1.3
S.D. - Standard deviation
H.V. - High value
Low values were zero
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TABLE XXII - 1l3 Trend with Time for the 00136610IONNADX (CD4024A)
Time 0 His, 16 Mrs. 32 Mrs. 64 Mrs, 120 His,
Lot #
Tent #
Unit
60 63 67 60 63 67 60 63 67 60 i	 63 67
nA nA nA nA nA nA nA nA nA nA nA nA
6201050
Mean 45.81 53.35 55.8 33.4 35.7 34,2 41.7 103.7 82.3
0. 1	 .	 6 110.98 110.57 120 125.2 123 96.6 246.3 177.5.
H,V. 418 417 418 565 564 555 578 580 565
14 6201060
Mean 1.11 3.35 2.88 0 9.6 8.75 11 12 12
S.D. 1.11 2.39 2.86 0 0.7 1.9 24 24 23
H.V. 4 11 13 0 11 16 1	 114 113 112
o
6202230
Mean 2.31 4 2.25 1.42 10,85 8.4 20 20 17.2 782 779 761
S.U. 5 5.63 1.1 5.95 6 0.95 29 27.8 26.1 1287 285 293
H.V, 23 27 4 26 37 9 99 103
6201050
Unit µA NA µA NA NA juA IjA NA yA µA pA NA
Mean 0.42 0.54 0.54 0.70 0.77 0.73 1.2 1.2 1,9
S.D. 0.61 0.83 0.83 1.86 1.89 1.84 1.7 1.7 1.4
H.V. 2.34 2.96 2.95 8.4 8.41 8.41
6201060
Mean 0.18 0,21 0.21 0.17 0.19 0.18 3 3 3
S.O. 0.06 0.10	 10.10 0.06 0.11 0.1 5 4 4
H.V. 0.37 0.55 0.56 0.29 0.28 0.28 0.5 0.49 0.50
c
62022301
Mean 0.12 0.12 0.12 0.24 0.22 0.22 0.45 0.44 0.43 7.58 Ail
clampedS.O. 0.02 0,02 0.02 A.28 0.27 0.27 0.50 0.48 0.47 2,75
H.V. 0.2 0,21 0.21 1.4 1.35 1.32 1,7 1.7 1,6 9.39
S.D. - Standard deviation
H.V. - High value
Low values were zero
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There are three ISS tests in the M38510/05001 (04012A) specifications.
The results of all three of these tests were used in the parameter trend
tables and graphs. From the M38510/05201 (CD4013A) and M38510/05605 (CD4024A)
test results, three ISS tests for each type were selected to avoid presenta-
tion of repetitious data. The selected ISS test data indicated the greatest
parameter shift. The leakage versus time plot indicates a fair stability
for the surviving CD4011A, but shows considerable movement for the CD4013A
and CD4024A. The 25 0C measurements seems to track the 125'C measurements,
indicating that for the purpose of observing leakage shift, both measurement
temperatures are equally effective.
I Improvement with the Bake
All failures from the 250 0C test were subjected to a 200'C, 24-hour stabi-
lizing bake. A large percentage of the failures showed improverjant and some
recovered completely. The results of this bake are tabulated in Table XXIII.
These post bake results are the first indications that the instability of the
CMOS microcircuits tested under the high-temperature accelerated conditions
is possibly caused by the presence of mobile ions.
Gas Analysis.
Prior to gas analysis, all test devices were subjected to a hermeticity
test. All devices were hermetic. Twelve devices (four from each device
type) were subjected to gas analysis. The devices were chosen to represent
typical failures within each device type. Devices which did not fail were
also included. The analysis on these twelve devices was performed , by the
RCA Methods and Materials Laboratory in Somerville. The summary of this
analysis is given in Table XXIV. This table indicates the type of failure
for each device: I SS - total leakage, Ii - input leakage, F - functional
failure, Vth - threshold failure. Although the threshold iroltage is not
identified as a test parameter by the MIL-M-38510 specifications, it was
routinely measured at all measurement points. The threshold tests are
included in the table as indicators of device stability under the accelerated
testing, but are not considered as one of the criteria for failures.
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TABLE XXIII
SUMMARY OF POST HAKE RESULTS
2500C Life Test
20006 24 Hr Bake
Post Hake
Hrs. No. of Improved Recovered
L.T. Failures Amt	 3 Amt	 %
120 17 5	 29 10	 59
120 18 8	 44 8	 44
Type/Lot
CD4011A
5361740
6153050
CD4013A
5393020
6153080
6123240
CD4024A
6201060
6202230
6201050
32	 11	 3	 27	 7	 64
64	 19	 8	 42	 7	 37
32	 10	 1	 10	 8	 80
32	 15	 8	 53	 3	 20
64	 18	 15	 83	 1	 6
32	 11	 3	 27	 1	 9
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Devices which did not fail are identified with "good". The table further
identifies devices which recovered after the bake with R, those which improved
with 1, and those that did not improve with NI. The constituent analysis is
given in percent by volume unless otherwise indicated. In addition to the
listed constituents, small amounts (not exceeding 500 ppm) of other organic
compounds were found.
Twelve additional devices (four from each device type) were made available
to Rome Air Development Center upon request by NASA so that the gas analysis
could be performed by RADC. The summary of RADC findings is tabulated in
Table XXV. The summary table has only two constituents shown (H 20 and CO2),
which appear to be the two most significant indicators. It can be seen that
only those devices which were on the accelerated tests display considerable
increase in the amount of H2O and CO2 . The amount of water in the CD4011A and
CD4013A but not in the CD4024A devices correlates (inversely) to time to failure.
The CD4011A failures at the indicated time (64 and 32 hours) amounted to small.
increases of input leakage. Multiple failures were recorded at 120 hours. The
CD4024A's (Nos. 42 and 30), although they had high water-vapor content, did not
fail at 32 hours, and for that reason the time is indicated in parenthesis, but the
test on the entire lot was discontinued, having a.cumulated at least 50-percent
of failed devices.
It should be noted that there is significant difference in the amount
of moisture indicated by the two gas analyses, one performed by RCA and the
other by RADC. These variations are attributed to the differences in
measurement techniques. RCA measurements are instantaneously done at room
temperature; RADC measurements use integration techniques and are conducted
at 100°C.
Chip Analysis
Representative failures from all three device types were opened and
failure analysis performed. This analysis was aimed at determining the
possible cause for the .failures. The summary of this analysis is given in
Tables XXVI through XXIX. The tables identify the devices, failure indicators,
pins at which problems were detected, and the failure mechanisms.
r
F,
^r
2 ^^^0 ^ © ©
%
. ^
2 C4
M
. ^..
H q H q rIft
A
coat
^H $ H 11%
2 R ® ^Q , ,
«
S .
. ^
n
w v
o
. 14 co §
w ^ H #A
n a A 2 r n
u u , n w
IV, ® .A A w 1-4 t
n ^
v
57
^
^
! ^
^ƒ..
& 2 k °n A
^ n ^n ^ w
vg
000." ^g
t u N 0 WCg. K E4 t QQ W ^ ^ n m n
n 	 n 	 n a n '	 # ^ A
uWHkm^;^j
^.
.^. ..^...... . . . ...
aA
a
PA O
D^4 ^ oa►0
^pp a
Ot
AalF
0
N
58
4
§
qw
^
0^
^
,
H
§
:.
.^
^
^
^
^
I
^
^
^
^
^
^
^
^
@
@
^
^n41
00
q
§.	 ^
^ $ w
^ ^$ ^ k
0
§ ^2 2 k$
v n ^ ^^7
®n
^	 '
^ ^qk k
^ § L4 41
^^q
® @
R3k / \^k
q
^ 	
0§
¥ ^ .
^^
k ;>, q
P
0 0 0
t C4 co ^¥
46J
n
C4
n n
^$ ^9
.
$^
A	 t e
> 0
cc
^
o J 0e A n ^
,
W ^ ^ ^
^
59
Ir
{
4
NO
U
I
NH
a
i
t
i
m
M
a
A
a	 ^ °
>A O w
r^l M b
°
g
i	 I	 I	 I
60 x
u
ao
H
0O
V'1N
N OM
41A
'6, g
s°,
° y ouo I°° t n"
a v ++ ,i 0 ^ ri
40
1 ^+
'^ '^w	 q
W v V v eao ^ .0
rg A 1,44
•:.3 w^
11 b NN
44 00
a V-1 a
4
in
d a ^ gA .^ 'O of ^a Wi
w
O
aw^41
V! W	 CS
>,o	 u
wd
a u
7p
aN
w a0M H
ri
b•D
4W ^ .'^ •'
.^c	 II	 it aao
a W
,.a	
3 H
'^	 eQO
O
; .°^ ra
3
Cw
,-i ^
V •L" !-a	 1^
^ u
h-i	 A^
a-1
w41
P4 ^°+ a
d
I	 w .^
•
goo a
40 C4
> u :^ •o (alp 
a>o bti N N
to
W H a H w 7^°v7H	 v° ►ai a
0
. x
z u
o
N
0
N
0
o
0
0
0
0 
+i
O d
N
N
N
NH
.-I
N%O
ri
N1-
.-1
Nri
r7 Q ^O N ^D rl ^O N ^O N W ^f1
60
aOccN
A
N
Y
a "^ > d
o
a ^ b
^ o^w
w
Z mN a
^
Mp"r^lCI^ Ma ^ wa aa
^ ^ a a d d
w a )
H
O	 •
1 y
a	 1 g'
w
a 
a
a
en
H
w
F1 to
P4
oa
a
x°
O 41
o
N
0
N
0
No
Z M M(nM cntpo da ca n'eennin M m&-)Ln en
61
tt
SECTION 'VIII
CONCLUSIONS
The results of accelerated testing of CMOS microcircuits which had been
screened in accordance with Table 11 of MIL-M-38510 detail specification for
class A devices, lead to the following conclusions:
i. The applicability of accelerated life tests at 250 0C and 200'C as
accurate predictors of CMOS device reliability at the use temperaVire
of 125°C has not been experimentally verified because of insufficient
data at 125°C after 20,000 hours of testing.
2. The 250°C test temperature is not practical because:
a) Deterioration of devices at this temperature is too rapid to
permit an accurate determination of the failure distributions under
the real-life manufacturing environment.
b) Test facilities are costly to maintain.
c) Changes in materials used in test facilities at this temperature
introduce errors and uncertainties that are impossible to control,
3. The "infant mortality" or "freak" distribution extends beyond 1000 hours
in the 125% accelerated tests. Therefore, the 1000-hour, 125°C life
tests, as specified in MIL-M-38510 detail specifications, due to the
combination of test conditions, the acceptance criteria, and the in-
adequacy of the burn-ins, tend to reject lots on the basis of the
"infant mortality" failures. Under those circumstances it is a poor
predictor of the reliability of CMOS microcircuit devices.
4. The complexity of the CMOS microcircuits has been observed to influence
the time-to-failure of a device.
5. Leakage total (I SS ) and input (7IH/IIL) was the preponderant failure mode.
.I
	 Leakage failures recovered through baking.
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Dependence of time-to-failure upon moisture content could not be
verified.
7. The activation energies between 250'C and 200% were estimated to be
as follows: for CD40llA 9 1.35eV; for CD4013A. 112501 and for CD4024Ag
1.00. Insufficicent data from the 125% test cell prevented a more
accurate three-point verification of these estimated activation energies.
8. Development of accelerated life-test specifications that could be
equally effective in predicting reliability for all CMOS microeircu is
could not be accomplished for the following reasons;
a) Insufficient data at 125% test temperatures.
b) Varying complexity of devices apparently influenced the results
of testing.
c) Variation of the activation energy from device type to device type.
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SECTION IX
RECOMMENDATIONS
On the basis of the test results and the conclusions reached, a program
for the development of the accelerated life -test conditions can be recommended
along the following guidelines;
Recommendations
It is essential for the development of the accelerated test specifications
to establish correlation experimentally between the _'^ailure distributions
at the use temperature (125°C) and the temperature to be used for the accel-
erated test. Testing beyond 20,000 hours at 125°C is, therefore, recommended.
Should the failure distributions at 125°C correlate with those at 200°C,
a two-test-point specification to control both the freak and the main dis-
tributions ought to be considered. Should the failure distributions be
significantly different from those at 200 0C, other test temperatures between
1250C and 200 O must be investigated.
The relationships between the complexity of microcircuits and their
reliability needs to be investigated in more detail. Various life-test
conditions may be requiredo based on microcircuit complexity groups. As
the complexity of a microcircuit increases, there is less certainty as to
the state in which a complex device finds itself when fixed bias is used.
Therefore, dynamic versus fixed bias-life test conditions need to be explored.
The usa of non-burned-in devices in life testing investigations should be
helpful in assessing the effectiveness of burn-ins in removing freak dis-
tributions. The present limits for input leakage (1 nA for an individual
input pin) at downtime measurements in life testing should be relaxed in
order to overcome mild instabilities that may occur in the device, in the
environment, or in the testing system. A 1OX initial limit is suggested for
the individual input pins and a 5X initial limit is suggested for the
ganged input-pin measurements.
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ACCELE'RATE'D LIFE TESTING EFFECTS 014
CMOS MICROCIRCUIT CHARACTERISTICS
PHASE IV RE-PORT
CONTRACT 14AS8-31905
1. INTRODUCTION
The results of Phase I and Phase II of this contract (250°C and 200°C
accelerated tests) as well xis work clone by RCA's various activities in the
field of reliability improvement suggest that reduced longevity of the CMOS
microcircuits under high-temperature accelerated testing is primarily due to
contaminants external to the chip. The presence of small amounts of moisture
enhances the mobility of the contaminant ions, thereby contributing to
increased leakage currents and changes in other device characteristics, such
as threshold and output- voltage, under the high-temperature accelerated
testing, Phase IV introduces modifications and additions to the present
process of making CMOS microcircuits which are designed to provide protective
layers on the chid: to guard against moisture and contaminants.
II. OBJECTIVES
I.
	
	
The improvement of the Class A CMOS microcircuit high-temperature
accelerated-test characteristics through deposition of silicon
R	 nitride protect layers.
Y
	 2,	 The selection of the optimum process for further evaluation under
high-temperature accelerated-test conditions.
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111. THE PROCESS
The standard wafer-manufacturing process was modified by the introduction
of two distinctly different silicon nitride (ft 3N4 ) protect layers. These
two kinds of Si 311 4 layers are distinguished by the method of deposition and,
therefore, resultant characteristics.
The high-temperature Si 3N4 layer is deposited in a furnace at 800°C.
This method of deposition results in a dense layer which is impervious to
contaminants, has a slow etch rate, and which provides a good barrier to
sodium. The deposition of the layer over the field oxide presents few
problems. When the layer is deposited over the channel oxide, its thickness
0
must be minimized (175 - 200A) to prevent the formation of a metal-to-channel
oxide interface and the possibility of accumulation of undesirable charges.
Fig. l(c) shows the location of this layer.
The low temperature Si 3N4
 layer is plasma deposited after the metal-
lization, at 310°C, a temperature low enough to prevent alloying of aluminum
metal into the silicon. This type of deposition results in a less dense
layer with a higher etch rate. The layer is deposited over the entire chip
and is made relatively thick (3kR to MR) in an attempt to make it imper-
vious to contaminants, Figs. 1(b) and (c). The PSG (phosphorous silica
glass) layer standard in current RCA processing is retained with the idea
that it may still serve the useful function of gettering for those contam-
inants that might be trapped under the protect layer.
VI. DEVICE SELECTION
The simplicity of the CD4007A device type was the compelling reason for
choosing it as the vehicle for this experiment. A wealth of life-test
information is also available for this device type. The schematic diagram
of Fig. 2 shows the internal connections of the CD4007A; the easy access-
ability to individual transistors should greatly facilitate the analysis
of failures resulting from subsequent testing and evaluation.
2
(a)	 P SG
STD METAL -----
GATE OXIDE-
FIELD OXIDE
P+	 I	 I	 P+
n
(b)	 Si3N4----
PSG
EXP.  METAL -------
GATE OXIDE--
FIELD OXIDE``
P+ P+
P+
n
(C)
	
Si3N4 -,^
EXP. PSG --^
METAL--,-
HIGH TEMPSi3N4
GATE OXIDE
FIELD OXIDE
92CS-33060
Fig. 1 - Deposition of layers on p-channel transistor.
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92CS-25035
VDD= 14
2 Schematic diagram for CD4007A. Dual complementary
pair plus inverter.
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V. DEVICE FABRICATION
The experimental cell matrix was developed as shown in Fig. 3. Twenty-
four wafers were processed by means of the standard RCA process for fabri-
cating commercial CMOS IC's through channel-oxide deposition. At this point,
the wafer lot was divided into two parts. One half received a deposition of
high temperature Si3N4 over the field and the gate oxides. Then the entire
lot was put through standard processing up to the final step of low-tempera-
ture Si3N4 deposition. At this step, eight cells (1 through 8) were created
on which the low temperature Si3N4 was deposited in various thicknesses.
Cell No. 1 was designated as the control cell and received no Si3N4
 deposi-
tion. Cells No. 2, 3, and 4 had only the low temperature Si 3N4 deposited.
Cell No. 5 had the high temperature Si3N4 only. Cells No. 6, 7, and 8 had
both the high temperature and the low temperature Si3N4 depositica. After
the wafer processing had been completed, cells No. 1, 4, and 10 were further
divided, so that one half of each could be assembled with eutectic mounts in
ceramic packages. Consequently cells No. 9, 10, and 11 are eutecti.cal.ly
mounted devices from cells No. 1, 4 and 8, respectively.
The wafers were circuit probed with high resultant yields, which is
a good indicator of the manufacturability of the process. For comparison,
the circuit Probe yields for the CD4007A were:
For the 1977 year, 80 to 85%
For the Si3N4 experiment, 82%
The control cell (No. 1) and the test cells (Nos. 2 through 8) were
assembled in standard plastic dual-in-line packages. The pellets were
mounted with epoxy used in the RCA CD4000 commercial series. The Novolac
plastic package is thought t=a accentuate problems that might be encountered
in subsequent testing, thereby reducing the duration of tests. The assembled
devices were screened to commercial specifications to net 60 good devices
per cell for further evaluation,
5
4007A WAFERS AFTER
CHANNEL OXIDE ANNEAL
STANDARD PROCESS
PSG PROTECT LAYER F-HIGH  TEMP. S13N+
I PSG PROTECT LAYER I
(LOW TEMP. Si3N4) NO 3k^	 6kA 9kA NO	 3k/l	 6kA	
L;i^4kASi3Nq Si3Nq	 Si3N4 S13N4 Si3N4	 S13N4	 M3N4 
'
DIP EPDXY CONTROL 2	 3 4 5 8 7 8Mt, CELL
DIC - EUTECTIC 9CONTROL 10 11Mt. CELL
92CS-33066
Fig. 3 - Experimental cell matrix.
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The devices in test cells Nos. 9, 10 and 11 were to be eutecticall.y
mounted in ceramic (DIG) packages so that they could be tested under high-
temperature accelerated-test conditions. These three cello represent those
test cells appearing as the last line in the experiment matrix of Fig. 3.
VI. TEST AND EVALUATION
The evaluation of the effectiveness of the Si3N4 protect layers as the
barriers to contaminants required the type of testing that provides sufficient
stressing, particularly in two areas: the high-temperature and high-humidity
environment. Three tests were used to achieve this type of stress:
1. 200°C bias/temperature test
2. 150°C bias/temperature test
3. 85°C/85% relative-humidity, bias/humidity tests.
All tests were conducted at 12.5 V dc, The circuit bias arrangement used
was the standard burn-in bias configuration shown in Fig. 4. Each test cell
from No. 1 to No. 8 was tested in accordance with the schedule of Fig. 5.
The electrical, measurements were taken initially and at each down-time as
indicated for tests 1, 2, and 3. 71he anticipated end-of-test time for each
test is also shown in Fig. 5 as the last down-time.
It was thought, from experience, that all test cells would have
generated a sufficient number of out-of-specification devices at each end-of-
test time to provide the basis for comparison among the test cells. However,
it was found during the actual testing that the longevity of the test devices
was underestimated. Neither 240 hours at 200°C nor 11,52 hours at 150% were
producing enough out-of-specification devices for conclusive evaluation.
Because of time and equipment limitations it was then decided to continue
beyond the anticipated end-of-test time with the 200°C bias-temperature test
only. The 200% test in actuality had to be extended to 500 hours and
eventually to 768 hours before a conclusive evaluation could be done.
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The test parameters and the limits used in testing cells 1 through 8
were those of the standard commercial device specifications. The use of
specifications more relaxed than those of the MIL-M-38310 detail speci-
fications was dictated by the need to detect gross differences among the
teat cells rather than differences resulting from subtle process variations.
Table I gives the commercial s pecification test lisita.
One group of devices, Cells 9, 10 and 11 were designated to be
tested to MIL-M-38510 detail specifications, Table II. These devices were
assembled in ceramic packages with eutectic mounts and tested with a 200%
bias/temperature test so that the test results could be compared to
those obtained in Phase 11. These devices were represented by the
VOO
ALL RESISTORS - 47k12
92CS-330.59
Fig. 4 - Burn-in diagram.
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EXPERIMENTAL CELL
60 DEVICES
BIAS, TEMPERATURE
TEST 1
20 DEVICES
CONDITIONS:
12.5V DC 200 °C
DOWN TIMES:
16 Mrs.
32 Mrs.
64 Mrs.
120 Mrs.
240 Mrs,
BIAS, TEMPERATURE
TEST 2
20 DEVICES
CONDITIONS:
12.5V OC 150 °C
DOWN TIMES:
96 Mrs.
168 Mrs,
288 Mrs.
576 Mrs.
1152 Firs,
BIAS, TEMPERATURE
HUMIDITY TEST
20 DEVICES
CONDITIONS:
12.5V DC 860C
85% R.H.
DOWN TIMES:
168 Mrs.
500 Mrs.
1000 Mrs.
2000 Mrs.
3000 Mrs,
4000 Mrs.
ALL DEVICES AT EACH DOWN TIME ARE CRITICIZED TO COMMERCIAL LIMITS
Fig. 5 -jesting, and evaluation of each cell.
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TABLE I - Commercial Specification Test Limits
Li
. is
Parameter	 Test Condition	 min. max.
Quiescent device	 VDD . IOV	 1 mA
current, IL	 '
Qutput voltage, low	 V - IOV	 0.01V
level, VOL
llb
Output voltage, high VDD - IOV 9.99V
level, VOH
Noise ir=uni.ty VDD - lOV
Low VNL Vo a 7.2V 3V
High VNH V 	 - 2.9V 3V
Output drive current VDD - 1GV
n-channel IDN Vi"VDD, Vo O.5 1 I%k
p-channel. IDP Vi -V SS" Vo 9.5 -0.55 mA
V
10
A .A
xthree test cells Nos. 9 10 and 11 Test-cell-,	 .	 st cell No. 10 had the low temperature
Si3N4
 layer only while test-cell No. 11 had both the low-temperature and the
high-temperature Si3N4
 layers. Test cell No. 9 was accidentally lost during
handling.
The electrical measurements on this group of dea ►id" -Were erformed b^	 y
using the test programs based on the MIL-M-18510 detail specifications. This
method of testing provided test results directly comparable to earlier
accelerated-test evaluations of CMOS microcircuits to the MIL-M-38510
specifications. It also provided a preview of the capability of the
eutectic-mount and Si3N4 protect-layer combination under high-temperature
accelerated- test conditions.
(	 'VII TEST RESULTS
The test matrix in this experiment was dasigned so that the analysis of
the test results could be conducted in steps. At first a determination
must be made as to whether there is an improvement in either of the two test
groups over the control cell. If there is an improvement in mote than ofte
cell, a comparative evaluation among the test cells must be made to determine
which of the test cells possesses the best characteristics. The improvement
must be demonstrated in both the high-temperature and high-humidity environ-
ments. The test results are summarized in Table III.
The 150°C bias/temperature test can be eliminated from consideration
immediately because the control cell has not produced a single out-of-speci-
`.ication device in this test. The results of the other two tests, the 200°C
bias/tempe-ature and the 85°C/85% relative-humidity tests, can be analysed
by the application of the three regions in the life of a device% The "Irfant-
mortality" region, the "constant-failure-rate" region, and the "wear-out"
region.
None of the test devices has been burned-in; consequently, the devices
which exceeded the specification limits during the first 16 hours in the 200%
test as well as the out-of-specification devices occurring within the first
168 hours in the 85°C/85% relative-humidity test could be attributed to the
infant mortality. The constant-failure-rate region appears to fall between the
16-hour point and the 500-hour point in the 200°C test. At the 500-hour point,
devices begin exceeding the specification limits in numerous cells,
11
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TABLE III - Test Result of Cells No. 1 Through 8; Number of
Out-o£-Specification Devices
Standard Process 	 High Temp. Si N GG Layer
With Low Temp. Si3N4 	 With Low Temp? Si3N4
Test	 Cell o.N 	 l	 2	 3	 4	 5	 6	 7	 8
Description
OA 3kA 6kA 9kA
20 20 20 19
200%	 16 0 0 0 2 0 0 0 0
Bias/Temper-	 32 0 0 0 0 0 0 0 0
ature Test	 64 0 0 2 0 0 0 0 0
120 0 0 1 0 0 0 0 1
240 0 0 0 0 0 0 0 0
500 1 0 4 0 8 0 5 3
768 14 18 10 16 12 17 12 12
Cumulative 15 18 17 18 20 17 17 16
Sample Size 20 20 20 20 18 19 16 20
Downtime Hours
150°C	 96 0 0 0 0 1 1 2 0
Bias/Temper-•
	168 0 0 0 0 0 0 0 0
ature 'Test	 288 0 1 0 0 0 0 0 0
576 0 0 1 0 0 0 1 0
1152 0 0 1 0 0 0 0 0
Cumulative 0 1 2 0 1 1 3 0
Sample Size 19 20 20 20 19 20 18 20
Downtime Hours
85°C/85% R.H.	 188 1 0 0 0 0 0 0 0
Bias/Humidity
	
500 0 0 0 0 1 0 0 0
Terat	 1000 0 0 1 0 0 0 0 0
2000 0 2 0 0 2 0 0 0
3000 0 1 0 V 3 1 2 3
4000 5 7 1 1 1 6 0 1
Cumulative 6 10 2 1 7 7 2 4
Si3N4
Thickness	 OA 31.:A 6kA 9kA
Sample Size	 20 20 20 18
Downtime Hours
14
an indication of the onset of the wear-out region. The ti
clearly indicates that the wear-out region for all the cells has been reached
before that time. Because of the absence of out-of-specification devices in
the control cell within the constant-failure-rate region, the wear-out region
must be used as the criterion for comparative evaluation of cells. By using
that criterion, cells 2, 4 0
 and 6 appear as having demonstrated characteristics
equal to or better than those of the control cell. None of these cells has
had an out-o-specification device in the constant- failure-rate region, up to
and including the 500-hour point. The two out-of- specification devices in cell
No. 4 are attributed to infant mortality. The control cell had an out-of-
specification device at the 500-hour point. The wear-out region for these
test cells lies somewhere between 500 hours and 768 hours. The rate of
deterioration for the devices in this region is probably similar for all cells,
as can be judged by the recorded number of out-of-specification devices at the
768-hour point.
Similarly, the onset of the wear-out region in the 85'C/85% relative-
humidity test, at least for some cells, is evidenced at the 4000-hour point.
From among the test cells identified earlier, only cell No. 4 remains in the
contest with the control cell because of the condition that a cell must
demonstrate improvement in both the 200% and 85°C/85% relative-humidity
test to be in contention. At the 4000-hour point cell No. 4 has had one out-
of-specification device versus five such devices (exclusive of one early out-
of-specification device) in the control cell. This result tends to indicate
0
the possibility that the heavy coat (9kA) of low-temperature Si3N4 is presenting
a barrier to moisture. The group with two Si3N4
 layers did not do as well,
in general, suggesting that perhaps the technique of depositing the thin high-
temperature Si 3N4
 layer may need further perfecting.
Test cells No. 10 and 11 were tested at 200% and evaluated to the
MIL-M-38510 detail specifications. At the 16-hour down time, both test
cells had produced devices out of specification in leakage (1SS); test cell
No. 11 has had devices with out-of-specification leakage (I SS ), and with
p-threshold voltage deteriorating to 0.5 to 0.9-volt levels. One device had
zero p-threshold voltage at the 16-hour test point.
15
Table IV summarizes the number and kind of out-of- specification devices
which occurred in test cells No. 10 and 11. The threshold problems have
occurred in the same devices that failed leakage tests. The early problems
of the kind that were observed indicated the possible presence of mobile ions,
t
	
	
This possibility was checked in both test cells by baking devices at 150*C
for 24 hours. A complete recover in some cases and partial recovery in manP	 Y	 P	  Y	 Y
s
	
	 others was observed. The bias/temperature test was repeated for another
16 hours, and a recurrence of excessive ISS and VTH problems was observed.
The threshold deterioration in test cell No. 11, which has both Si3N4
layers, is further evidence of the presence of mobile ions in the lot with
the high temperature Si 3N4
 layer. The results of this testing do not compare
favorably with the results of tests conducted in Phase II of this contract
on CD4011A, CD4013A, and CD4024A devices. Due to a large number of failurp.s
(40% in one cell and 75% in the other) the test was terminated after
16 hours of testing.
CONCLUSION
The results of the evaluation of the high-temperature and low-temperature
Si3N4 protect layers conducted within the scope of this effort lead to the
following conclusions:
1. The application of the Si 3N4 layers in all of the tested combinations
failed to lead to a demonstrably conclusive improvement in device reliability
characteristics.
o
2. There is some evidence that a heavy (9kA) layer of low-temperature
Si 3N4 presents a barrier to moisture. A further, more detailed study is
required for a more conclusive statement.
3. The testing of eutectically mounted devices has not produced a desirable
degree of improvement in reliability characteristics.
16
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TABLE 1V - Test Results for Eutectically Mounted
CD4007A, Cells 10 and 11
200°C Bias/Temperature Tea
Cell No.	 10	 11
Sample size	 20	 20
No. of failures
at 16 Yours	 8	 15
Type of failures	 ISS	 ISS
(Vth(n)' 9 devices)
*For information only
MIL-M-38510 detail specification does not criticize
for Vth . Nine devices had Vth(n)< I.OV.
17
